Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model
نویسندگان
چکیده
As the operating frequency increases to Giga Hertz and the rise time of a signal is less than or comparable to the time-of-flight delay of a line, it is necessary to consider the transmission line behavior for delay computation. We present in this paper an analytical formula for the delay computation under the transmission line model. Extensive simulations with SPICE show the high fidelity of the formula. Compared with previous works [8, 11], our model leads to smaller average errors in delay estimation. Based on this formula, we show the property that the minimum delay for a transmission line with reflection occurs when the number of round trips is minimized (i.e., equals one). Besides, we show that the delay of a circuit path is a posynomial function in wire and buffer sizes, implying that a local optimum is equal to the global optimum. Thus, we can apply any efficient search algorithm such as the well-known gradient search procedure to compute the globally optimal solution. Experimental results show that simultaneous wire and buffer sizing is very effective for performance optimization under the transmission line model.
منابع مشابه
Modeling and Layout Optimization of VLSI Devices and Interconnects In Deep Submicron Design
This paper presents an overview of recent advances on modeling and layout optimization of devices and interconnects for high-performance VLSI circuit design under the deep submicron technology. First, we review a number of interconnect and driver/gate delay models, which are most useful to guide the layout optimization. Then, we summarize the available performance optimization techniques for VL...
متن کاملFormulae for Performance Optimization and Their Applications to Interconnect-Driven Floorplanning
Abstract As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance. Buffer insertion/sizing and wire sizing are the most effective and popular techniques to reduce interconnect delay and are traditionally applied to post-layout optimization. As the SIA technology roadmap predicts, however, the number of interconnections...
متن کاملOptimal placement and sizing of distributed generation considering FACTS devices and load uncertainty using hybrid sine-cosine algorithm and particle swarm optimization (HSCA-PSO)
Using Distributed Generation (DG) in electrical distribution networks brings many advantages and thus, optimal placement and sizing of these units become important. Most of the researches in this field neglect the effect of transmission system on distribution section. These researches also ignore the effect of Flexible Alternating Current Transmission Systems (FACTS). This thesis proposes a new...
متن کاملSimultaneous Wire Sizing and Wire Spacing in Post-Layout Performance Optimization
In this paper, we study the wire sizing and wire spacing problem for post-layout performance optimization under Elmore delay model. Both ground capacitance and coupled capacitance in a wire are included in interconnect delay calculation. Combined with general ASIC design flow, we construct section constraint graph in each routing region and use the graph to guide segment sizing and spacing. By ...
متن کاملPerformance optimization of VLSI interconnect layout
This paper presents a comprehensive survey of existing techniques for interconnect optimizationduring the VLSI physical design process, with emphasis on recent studies on interconnect design and optimization for high-performance VLSI circuit design under the deep submicron fabrication technologies. First, we present a number of interconnect delay models and driver/gate delay models of various d...
متن کامل